# A 60 W ac-dc Demonstrator with NCP1250 

Prepared by: Christophe Basso
ON Semiconductor

## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com

## APPLICATION NOTE

Housed in a tiny TSOP6 package, the NCP1250 lends itself very well to the design of moderate to high output power converters. Some features such as Over Power Protection (OPP) and internal Over Voltage Protection (OVP) make the part a component of choice for applications where high performance and cost must be combined. This application note demonstrates the part capabilities in a 60 W ac-dc adapter, typical of what is needed for the high-volume net/notebook market.

## A Comprehensive Feature Set

Rather than jumping directly to the board description, it is interesting to enumerate the various features we have packed in this part. Generally speaking, the component operates in peak current mode control and switches at a constant frequency when the converter delivers its nominal power ( 65 kHz or 100 kHz ). When the power goes down and hits around $20 \%$ of the nominal value, the frequency is linearly reduced down to 26 kHz typically as the load gets lighter. When the frequency reduction is over, the part enters skip cycle. This function will satisfy the designers looking for efficiency performance, especially in moderate output loading conditions. Please note that we have introduced a low-frequency jitter that the part keeps even when operated in frequency foldback. It will naturally help to soften the EMI signature even when the converter does not deliver its full output power.

To cope with Continuous Conduction Mode (CCM) designs, the part includes adjustable slope compensation via the inclusion of a simple series resistance with the current sense signal. Unlike other 6-pin devices, the level can be nicely tweaked to adjust the compensation level to the right value, without over or under compensating the converter as it is often the case with fixed internal settings. Finally, a 4 ms soft-start ensures a smooth start-up sequence and prevents the output from overshooting.

If there is one parameter that plagues most of the adapter designs, this is the maximum authorized power that the converter can deliver in fault condition. Beyond the authorized value, the power supply must be stopped. When the fault detection capitalizes on the collapsing of the auxiliary $\mathrm{V}_{\mathrm{CC}}$ (as it was the case in past times), the exercise
quickly turns into a nightmare especially with a poor coupling between the power and the auxiliary windings. When the fault is detected by monitoring the feedback level, as in the NCP1250 case, the situation improves. However, the line compensation circuitry, the so-called OPP which compensates for various propagation delays at high line, often destroys the no-load performance as it permanently offsets the current sense information with a portion of the bulk (high) voltage. The NCP1250 offers a solution that will ravish power supply designers by sensing the line input level via the negative swing naturally present on the auxiliary winding. Requiring two resistors only, the process is fully non-dissipative and does not hamper the performance in no-load conditions. Combined with the naturally-low propagation delay of the NCP1250, the OPP performance is excellent as confirmed by the values collected on the prototype.

Adapters must also include some typical protections such as Over Voltage Protection and Over Temperature Protection (OTP). When one of these events occurs, the part must immediately latch off. This is the case with the NCP1250 where the latch input is easily accessible via pin 3. When activated, the device stays latched until someone resets the converter by un-plugging the power cord. Thanks to a simple arrangement made of one Zener diode and a Negative Temperature Coefficient (NTC) component, the demonstration board fully complies with the protection requirements for most of the ac-dc adapter designs.

Finally, if controller self-supply is often a problem for designers, this potential issue goes away with the NCP1250. The wide $\mathrm{V}_{\mathrm{CC}}$ voltage range, from 9 to 28 V lets you think of a transformer without caring too much about the auxiliary and power windings coupling coefficient. If the leakage inductance creates large $\mathrm{V}_{\mathrm{CC}}$ variations within the converter output range, the 28 V upper $\mathrm{V}_{\mathrm{CC}}$ limits gives a comfortable operating margin and will let you focus on other more important design parameters.

Further to this part description, it is time to explore the demonstration board schematic.

## The Adapter Schematic

The adopted schematic appears in Figure 1. You can see the NCP1250 surrounded by components whose roles are to perform the functions detailed in the above lines. Let us start the description by the left side of the board.

The mains is applied on the rectifying diode bridge through an EMI filter made of a 10 mH common-mode choke. Its leakage inductance is used together with $C_{11}$ to form a differential mode filter. A resistors string $\left(R_{15}, R_{17}\right.$ and $R_{20}$ ) ensures the discharge of this capacitor when the power cord is un-plugged. These resistors must be carefully calculated to fulfill the IEC-950 safety standards as they can obviously hamper the no-load standby power. Additional filtering and protection devices can be necessary (VDR, spark-gaps) to improve the filter as you start qualifying the final prototype for safety and surge robustness.

The controller drives a $6 \mathrm{~A} / 600 \mathrm{~V}$ power MOSFET where a small PNP transistor helps to strengthen the turn-off event for an improved efficiency.

## Start-up and Self-Supply

The start-up network benefits from the very low current consumption of the NCP1250. With a $15 \mu \mathrm{~A}$ maximum current, the part can be cranked with a weak start-up current which is good for the standby power. By connecting the start-up network made of $R_{2}, R_{3}$ and $R_{7}$ to the half-wave-rectified mains, the dissipation on this network is reduced compared to a direct connection on the bulk capacitor. Furthermore, in case of a latched event, the $\mathrm{V}_{\mathrm{CC}}$ on the part will collapse at a faster pace when the user un-plugs the converter as no additional current can maintain the $\mathrm{V}_{\mathrm{CC}}$ capacitor voltage on the controller. This is different from a situation where the bulk capacitor is slowly
discharged at power-off and maintains the voltage on the $\mathrm{V}_{\mathrm{CC}}$ capacitor for a long time before the reset occurs. In our case, the resistors have been calculated following the data-sheet guidelines. They ensure the lowest static consumption while keeping the start-up sequence below 3 seconds at the lowest input line. We have tested the start-up sequence with the board delivering 3 A while powered from a 85 Vrms input voltage (Figure 2). In this worst case, the time at which the full output voltage is ready remains below the 3 s limit, giving some margin for the nominal case at 100 Vrms. Please note that the various leakages to earth brought by the oscilloscope and other active loads have to be minimized during this test to avoid altering the start-up time.

The start-up sequence is linked to the $\mathrm{V}_{\mathrm{CC}}$ capacitor value. A small value will bring a short start-up time but can possibly engender a hiccup at power-on. A sufficient level of energy must be stored in this capacitor as it is the only source of energy at power-on before the auxiliary winding takes over the controller supply. In the NCP1250, the reason why the Under Voltage Lock Out (UVLO) has been placed high enough is to increase the available $\mathrm{CV}^{2}$ term. This helps to lower the storage capacitor value while improving the start-up time. Unfortunately, in these low-standby power supplies, the recurrence of the switching pulses in light load conditions can be very long. In this situation, as the refresh of the $\mathrm{V}_{\mathrm{CC}}$ capacitor is made by bunches (the part operates in skip cycle) there are chances that the $\mathrm{V}_{\mathrm{CC}}$ level slowly goes down until it touches the UVLO low level of the part which initiates a new start-up sequence. If we grow the $\mathrm{V}_{\mathrm{CC}}$ capacitor, the start-up time will suffer. A possible solution is that described in Figure 3. It consists in splitting the capacitors and isolating them via a simple diode.


Figure 1. The Adapter Uses All the Features Brought by the NCP1250 to Implement a High-Performance 60 W Converter


Figure 2. The Start-up Sequence is Below 3 s When Powered from a 85 Vrms Input Voltage While Delivering 3 A

In this case, the start-up time involves $C_{3}$ only as $D_{6}$ decouples the discharged capacitor $C_{17}$ from the charging circuit. When the auxiliary winding charges $C_{17}$, the voltage across its terminals increases until it completely supplies the controller. In standby, the circuit is decoupled by a capacitor equal to $C_{3}+C_{17}$, enough to maintain the $V_{C C}$ in light to no load operations. In the application board, we have successfully tested a $4.7 \mu \mathrm{~F}$ value for $C_{3}$ and a $100 \mu \mathrm{~F}$ capacitor for $C_{17}$.

The start-up sequence also involves the internal 4 ms soft-start. During this time, the peak current setpoint is linearly increased from a very low value up to the allowable maximum. This soft-start circuitry is activated upon a fresh start-up but also every time a restart is attempted, e.g. in an auto-recovery fault mode.

## Protections

There are several protections required by ac-dc adapters for the notebook market. They are listed below:

1. Short Circuit Protection, SCP: the adapter must sustain a permanent short-circuit on its output without being destroyed. When the fault has disappeared, the adapter must recover from the protection mode and deliver the rated power again.
2. Over Voltage Protection, OVP: in case the loop is broken, e.g. the optocoupler is destroyed or the TL431 divider network is affected, the adapter must be immediately stopped and remain in that state until the user cycles the input power for reset.
3. Over Temperature Protection, OTP: if the temperature of the adapter exceeds a certain ambient value, there is a risk of destruction. To avoid this from happening, a thermal sensor permanently monitors the temperature and in case it exceeds the limit set by the designer, the adapter shuts down permanently. Again, the adapter is


Figure 3. The Split Supply Lets You Power the Controller with a Small Vcc Capacitor, Decoupled from a Larger Value Directly Connected to the Auxiliary Winding
reset when the user cycles the input power and the temperature has decreased.
4. Over Power Protection, OPP: for some power supplies, it is important that the maximum output current stays in control in worse case conditions, e.g. when the load is drawing more current that what it should, without being a real short-circuit. In our design, the nominal output current is 3.2 A and must stay below 4.5 A in all input voltage conditions.
Let us know check how each requirement has been separately addressed.

## Short-Circuit Protection

The protection is ensured by monitoring the current sense signal on pin 4. When this voltage exceeds the maximum internal current setpoint ( 0.8 V without OPP signal or less when OPP is active), the internal 100 ms timer is started. The timer is reset if the current sense signal goes back below the maximum internal current setpoint. If the timer completes its cycle, meaning the fault has been present longer than 100 ms , all driving pulses are immediately stopped and the part reduces its consumption to around 1 mA . As the $\mathrm{V}_{\mathrm{CC}}$ decreases, it eventually touches the UVLO low level of 8.9 V where the part re-enters the start-up mode: $\mathrm{V}_{\mathrm{CC}}$ rises up again and when reaching 18 V , the circuit pulses, attempting to re-start. A kind of auto-recovery burst mode takes place, ensuring a low average input power. There are two cases that we can think of:

1. when the auxiliary and the power winding are well coupled, a short-circuit on the secondary side, very close to the board output, also collapses the auxiliary winding on the primary side. As a result, the internal timer does not have time to reach completion and the pulses are interrupted by the UVLO level. This is what Figure 4 shows you with a burst of $17 / 205=8.3 \%$.


Figure 4. The Auxiliary Winding Collapses in Presence of a Short-Circuit at the Board Output. The Duty-Ratio in Burst Mode is Rather Low, Implying a Weak Averaged Power on the Input
2. when the short-circuit is applied at the end of the cable, there are chances that the auxiliary voltage does not collapse, keeping the controller alive despite an over current on the secondary side. The timer can therefore count up to 134 ms (typical)
and make the part enter auto-recovery as before however with the longer recurrence. This is what Figure 5 shows. Again, a low duty-ratio in burst mode guarantees a low average input power (0.13/1.3 = 10\%).


Figure 5. In This Case, the Timer Interrupts the Switching Pulses after 100 ms and the Part Enters Auto-Recovery

## Over Voltage Protection

When the optocoupler is broken or when the TL431 divider network is affected by a severe drift (or one of its resistor is missing or features a wrong value), then the output voltage can escape from the limits imposed by the specifications: this is an over voltage condition. In the majority of cases, this condition is considered hazardous for the downstream load and the adapter must completely shut off. The NCP1250 features a dedicated input for this purpose, pin 3. Without entering into its implementation details, the pin actually combine two functions which are Over Power Protection (see below) and latch input. The
latch input works by observing the level on pin 3 after the power MOSFET has been turned off. If the voltage on this pin exceeds 3 V four consecutive times, then the part permanently latches off. The latch is maintained by an internal SCR which vigorously puts the $V_{C C}$ pin down to around 7 V . The part then stays latched as long as the injected current keeps above $30 \mu \mathrm{~A}$. If the current passes below this value, the part is reset. To avoid the reaction to spurious signals, a $1 \mu$ s delay is inserted before observing pin 3 after the power MOSFET has been turned off.
As pin 3 combines the OPP function with a negative bias, we shall not disturb it during the on time with a positive


#### Abstract

level. Therefore, our OVP circuit must stay transparent when the power switch is activated but must trip the latch, if necessary, during the off time only. In order to inject a dc signal during the off time, the simplest way is to use the auxiliary winding and a Zener diode. The winding swings to $-\left(\mathrm{N}_{\text {aux }} / \mathrm{N}_{\mathrm{P}}\right) \mathrm{V}_{\text {in }}$ during the on time and to $-\left(\mathrm{N}_{\text {aux }} / \mathrm{N}_{\mathrm{S}}\right) \mathrm{V}_{\text {out }}$ during the off time. In these equations $-\left(\mathrm{N}_{\mathrm{aux}} / \mathrm{N}_{\mathrm{S}}\right) \mathrm{N}_{\mathrm{P}}$ respectively refer to the turns on the auxiliary, secondary (power) and primary windings. Figure 6 portrays an arrangement of resistors and capacitors around pin 3 that meet the OVP biasing requirements. First, a simple RC filter is installed on the signal path to filter out unwanted signal and calm down the high $\mathrm{dV} / \mathrm{dt}$ naturally present on the auxiliary signal. The negative signal for OPP is routed via $\mathrm{R}_{22} / \mathrm{R}_{5}$. However, as the Zener diode could also be forward biased by the negative signal naturally present on the auxiliary winding, the series diode $\mathrm{D}_{10}$ provides the necessary isolation during the on time. During the on time, pin 3 only receives a portion of the negative signal through $\mathrm{R}_{22} / \mathrm{R}_{5}$ while the Zener diode $\mathrm{D}_{4}$ stays silent. When an OVP event occurs, the voltage increases during the off time only until the 3 V level is reached and exceeded during 4 consecutive clock cycles. At this point, the NCP1250 latches off by stopping all pulses and vigorously pulling down its $\mathrm{V}_{\mathrm{CC}}$ pin.

We have captured several oscilloscope shots to illustrate the behavior of the circuit. Figure 7 displays the signal collected on pin 3 of the controller, in lack of OVP event (normal operation). The signal is clean, despite a rather large overshoot at turn off, due to the various parasitic capacitances on the signal path. As can be seen, the amplitude is still small with a $100 \mathrm{mV} /$ div vertical scale. Also, the controller includes a $1 \mu$ s blanking window that shields the adapter against adverse trips.




Figure 6. A Zener Diode Activates When the Auxiliary Level is Out of Range and Trips the Internal Latch


Figure 7. The Signal on Pin 3 Shows Some Overshoots Given the High dV/dt on the Auxiliary Winding. However, They Remain of Low Amplitude ( $100 \mathrm{mV} / \mathrm{div}$ ) and are Internally Ignored Due to a $1 \mu \mathrm{~s}$ Blanking Window.

On the contrary, Figure 8 shows an oscilloscope shot where the optocoupler LED has been purposely short-circuited. At the point of the event, we can see the rectified auxiliary voltage (the $V_{C C}$ level) together with pin 3 voltage building up. Please note that the growth is only
positive as it should be. When the total voltage reaches the Zener level ( 15 V ) plus the latch-off threshold ( 3 V ), the part permanently stops pulsing. It is around 18 V on the auxiliary $V_{C C}$.


Figure 8. An OVP Has Been Triggered. The Voltage Only Grows Positively (the Negative OPP Signal is Not Affected) Until the 3 V Level is Reached. At This Point, the Controller Latches Off.

## Over Temperature Protection

OTP can be implemented by connecting a Negative Temperature Coefficient resistor (NTC) across the Zener diode. This is what is shown in Figure 6. In this position, when the temperature increases, the NTC resistor starts to decrease and lifts up pin 3 voltage. Thanks to diode $D_{10}$, this lift is only positive. When the level reaches 3 V , the part simply latches off and requires a reset before re-start. Reset occurs when the user cycles the input voltage.

We have selected an NTC type from Vishay, exhibiting a $100 \mathrm{k} \Omega$ resistor value at room temperature $\left(25^{\circ} \mathrm{C}\right)$. Since we would like the adapter to enter over temperature protection
at an ambient of $100^{\circ} \mathrm{C}$, what is the NTC resistor value at this point? According to the specifications, it is $5.8 \mathrm{k} \Omega$. As the auxiliary voltage plateaus to 14 V during the off time, what value should be the pull-down resistor $R_{5}$ on Figure 6 ? Considering a 0.6 V forward drop for the diode $D_{10}$ and a latch-off level of 3 V , the voltage across the NTC in fault mode must be:

$$
V_{\text {NTC }}=14-3-0.6=10.4 \mathrm{~V}
$$

Based on the $5.8 \mathrm{k} \Omega$ NTC resistor at $100^{\circ} \mathrm{C}$, the current inside the device must be:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{NTC}}=\frac{10.4}{5.8 \mathrm{k}} \approx 1.8 \mathrm{~mA} \tag{eq.2}
\end{equation*}
$$

As such, the bottom resistor $R_{5}$, can easily be calculated to develop 3 V when a current given by Equation 2 circulates:

$$
\begin{equation*}
\mathrm{R}_{5}=\frac{3}{1.8 \mathrm{~m}} \approx 1.6 \mathrm{k} \Omega \tag{eq.3}
\end{equation*}
$$

We tested the demonstration board with the calculated setup and the test revealed a trip point around $103^{\circ} \mathrm{C}$, close to what was expected. The precision on this trip point depends on the auxiliary voltage precision of course, but also on the circulating current in fault mode. We recommend selecting NTC types which show a resistor at the trip point rather low in order to force a decently low pull-down resistor $R_{5}$. A low value for $R_{5}$ helps to improve the noise immunity and limits the leakage effects in the OPP pin at high temperature.

## Over Power Protection

A current-mode power supply works by setting the inductor peak current according to the output power demand. The inductor current is transformed into a voltage by a sense resistor, $R_{6}$ in our adapter. The peak current setpoint depends on the error voltage delivered on the feedback loop pin. In our adapter, this is the current forced by the TL431 on the secondary side and reflected to the primary over pin 2 of the NCP1250. As detailed in the data-sheet, the current setpoint inside the circuit depends on pin 2 level divided by 4.2. In fault conditions, when the loop is lost, the feedback level can go up to 5 V . To avoid any current runaway, the maximum voltage setpoint is safely clamped to 0.8 V . In that case, the maximum peak current in the inductor cannot exceed:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{Lp}, \max }=\frac{\mathrm{V}_{\text {limit }}}{\mathrm{R}_{6}} \tag{eq.4}
\end{equation*}
$$

With three paralleled $1 \Omega$ resistors, we expect a maximum peak current to be:

$$
\begin{equation*}
I_{L p, \max }=\frac{0.8}{0.33}=2.4 \mathrm{~A} \tag{eq.5}
\end{equation*}
$$

Unfortunately, the observed peak current depends on several factors among which the total propagation delay plays an important role. The propagation delay $t_{\text {prop }}$ is the total time taken by the control chain to bring the MOSFET gate down when the peak current limit has been reached. Obviously, before the turn-off order propagates to the MOSFET gate, the peak current keeps rising. Equation 4 must thus be updated to the following one:

$$
\begin{equation*}
I_{\text {Lp, max }}=\frac{\mathrm{V}_{\text {limit }}}{R_{6}}+\frac{\mathrm{V}_{\text {bulk, max }}}{\mathrm{L}_{\mathrm{P}}} \mathrm{t}_{\text {prop }} \tag{eq.6}
\end{equation*}
$$

The control chip, alone, is rather fast: 100 ns typically. However, the drive capability and the series drive resistors naturally hamper the turn-off time. Typical total propagation delays are therefore in the vicinity of 250 ns 300 ns. Back to Equation 5 and considering a rectified voltage $V_{\text {bulk, max }}$ of 370 Vdc ( 265 Vac input), the inductor peak current becomes:

$$
I_{\text {Lp, max }}=\frac{0.8}{0.33}+\frac{370}{600 \mu} 350 \mathrm{n}=2.4+0.22=2.6 \mathrm{~A}_{(\text {eq. } 7)}
$$

This 200 mA difference represents a theoretical $8.3 \%$ peak current increase compared to the original calculation. On the adapter, we have measured the maximum output current that can be delivered at low and high line conditions. The results appear below:
$\mathrm{V}_{\text {in }}=120 \mathrm{~V}, \mathrm{I}_{\text {out, max }}=4.1 \mathrm{~A}$
$\mathrm{V}_{\text {in }}=370 \mathrm{~V}, \mathrm{I}_{\text {out, } \text { max }}=5.7 \mathrm{~A}$
As you can read, the power dispersion goes up to 108 W versus 78 W at low line. The $8.3 \%$ peak current increase cannot, alone, justify this difference. The explanation lies in the operating mode change between high line and low line. In Continuous Conduction Mode (CCM), at low line, we store the following energy:

$$
\begin{equation*}
E_{P}=\frac{1}{2} L_{P}\left(I_{\text {peak, max }}^{2}-I_{\text {valley }}^{2}\right) \tag{eq.8}
\end{equation*}
$$

However, at high line, the peak current is indeed slightly increased by $8.3 \%$ but because the off-time has expanded, the valley current $I_{\text {valley }}$ is much smaller than at low line: we are going into the Discontinuous Conduction Mode. If $\mathrm{I}_{\text {valley }}{ }^{2}$ also goes down in Equation 8, you naturally store more energy into the inductor and the output power runs away. This situation is obviously not acceptable and a means has to be found to harness this available power.

The easiest way to reduce the delivered power at high line is to act upon the maximum peak current setpoint. There are several ways to do that, however, all of the known methods are either dissipative (direct bulk connection) or they affect the standby power with a permanent offset. The proprietary technique adopted in the NCP1250 differs from the above by offering a unique non-dissipative compensation method that does not hamper the standby power. Figure 9 discloses the adopted circuitry. In this application, a portion of the negative swing present on the auxiliary winding ( $D_{3}$ anode) negatively biases pin 3 via a resistive divider made of $R_{22}$ and $R_{5}$. The collected voltage is then directly added to the internal 0.8 V reference voltage. In other words, at low line, the negative level on pin 3 is weak and the 0.8 V setpoint is barely affected. On the contrary, at high line, the generated negative voltage on pin 3 directly subtracts from the reference voltage and contributes to lower it. The amount of decrease can be scaled through the divider network division ratio.


Figure 9. The Negative Voltage Present on Pin 3 is Simply Added to the Internal Reference Voltage to Create the Final Setpoint.


Figure 10. Pin 3 Signal Swings Negatively During the On Time. This Voltage is Directly Subtracted from the Internal 0.8 V Voltage Reference to Create a Reduced Setpoint.

The calculation of the OPP resistors, $R_{22}$ and $R_{5}$, is rather straightforward. If you combine the OPP with the OTP and OVP as exemplified above, $R_{5}$ is imposed. It is $1.6 \mathrm{k} \Omega$ in our case. Suppose we need a 250 mV decrease from the 0.8 V set point. The transformer exhibits a turns ratio $\mathrm{N}_{\mathrm{aux}} / \mathrm{N}_{\mathrm{P}}$ of 0.18 .

With a 375 V input (maximum value), the voltage swing on the auxiliary anode is:

$$
\mathrm{V}_{\text {anode }}=-\left(\mathrm{N}_{\mathrm{aux}} / \mathrm{N}_{\mathrm{P}}\right) \mathrm{V}_{\mathrm{in}, \max }=-0.18 \times 375=-67.5 \mathrm{~V}
$$

Considering the -250 mV of OPP, we need to drop over $R_{22}$ a voltage of:

$$
V_{R 22}=67.5-0.25=67.25 \mathrm{~V}
$$

The current circulating the pull down resistor $R_{5}$ with a 250 mV bias will be:

$$
\begin{equation*}
I_{R 5}=\frac{250 \mathrm{~m}}{1.6 \mathrm{k}}=156 \mu \mathrm{~A} \tag{eq.11}
\end{equation*}
$$

Combining Equations 10 and 11, we have:

$$
\begin{equation*}
R_{22}=\frac{67.25}{156 \mu \mathrm{~A}}=431 \mathrm{k} \Omega \tag{eq.12}
\end{equation*}
$$

In the application board, the selected resistor will be a $536 \mathrm{k} \Omega$. A typical signal as applied on the OPP pin is displayed in Figure 10. The 375 Vdc bulk voltage generates a -250 mV dc level during the on-time event. As the resistors installed on the auxiliary winding are of rather high values, the dissipated power is small and does not hamper the standby power. Furthermore, since we decrease the maximum peak current setpoint only, the skip level remains untouched, leading to a very good efficiency in light load conditions. We have carried new measurements of maximum currents over the demonstration board once the OPP circuitry has been put back in place. We found the following values:
$\mathrm{V}_{\text {in }}=120 \mathrm{~V}, \mathrm{I}_{\text {out, } \text { max }}=3.8 \mathrm{~A}$
$\mathrm{V}_{\text {in }}=370 \mathrm{~V}, \mathrm{I}_{\text {out, } \text { max }}=4.1 \mathrm{~A}$

Figure 11. A Simple PNP Placed Across the Source and the Gate of the MOSFET Helps to Accelerate the Turn-off Time.


Needless to say that these numbers are simply excellent. They confirm the good performance brought by the proprietary principle implemented in the NCP1250.
In designs where no OTP has to be implemented, we recommend to fix $R_{5}$ to $1 \mathrm{k} \Omega$. Higher impedances could lead to leakages at high temperatures. Values up to $3 \mathrm{k} \Omega$ are acceptable.

## Driving the Power MOSFET

The driving capability of the NCP1250 remains reasonably high given the size of the component. The demonstration board hosts a 6 A device. To speed-up the turn-off time and reduce the driving losses, we have installed an inexpensive PNP transistor, $Q_{1}$, to help pulling the gate to ground. Figure 11 shows the adopted scheme, rather classical: when the DRV pin is low, $Q_{1}$ conducts and actively pulls the gate down. When the DRV pin is high, $Q_{1}$ remains silent. $R_{18}$ ensures the MOSFET is turned off in case the controller is not properly wired in the production chain. The turn-off event is extremely fast, as shown in Figure 12.
As the $\mathrm{V}_{\mathrm{CC}}$ voltage of the NCP1250 can go as high as 28 V , it is important to limit the gate-source voltage to a level well below 20 V . The vast majority of MOSFET data-sheets state a $R_{D S(\text { on })}$ measured at a $10 \mathrm{~V}_{\mathrm{GS}}$. No need to over bias the MOSFET, beyond 10 V , the reduction in the $\mathrm{R}_{\mathrm{DS}(o n)}$ would not be substantial. For this reason, the NCP1250 safely limits the excursion of the driving voltage to 12 V typically when $\mathrm{V}_{\mathrm{CC}}$ is high. Figure 13 portrays a scope shot obtained when $\mathrm{V}_{\mathrm{CC}}$ was purposely set to 20 V .


Figure 12. The PNP Presence Clearly Benefits to the Turn-off Event.


Figure 13. The Gate-Source Voltage is Safely Clamped to 12 V Typical, Protecting the MOSFET in Case of High $\mathrm{V}_{\mathrm{Cc}}$ Values.

For this 60 W adapter, we have selected a NDF06N60Z, a $6 \mathrm{~A} / 600 \mathrm{~V}$ device from ON Semiconductor. The component exists in a TO-220 fully isolated version and avoids using an isolator between the tab and the heatsink.

## The Secondary Side Feedback

The feedback is made around a classical TL431 network. We used the automated spreadsheet to evaluate the component values based on 1 kHz bandwidth target. A thorough description of the method is given in Ref. [2]. In an effort to further decrease the no-load standby power, we have implemented a proprietary technique around the TL431. As you well know, the data-sheet specifies a minimum biasing current of 1 mA . Usually, this minimum bias is ensured by paralleling a $1 \mathrm{k} \Omega$ resistor with the optocoupler LED which exhibits a 1 V forward drop. If this extra current plays a positive role in the converter performance at high output levels, it is obviously detrimental to the standby power since it permanently draws

19 mW in our 19 V example. The idea is to get rid of this bias in standby mode, without affecting the transient response in case the load is suddenly re-applied. Figure 14 shows you the idea we came up with. The principle is extremely simple: the capacitor $C_{5}$ delivers a voltage equal to that of the output at full load, i.e. 19 V . These 19 V are used to bias the TL431 $\operatorname{via} R_{19}$. As the load is getting lighter, the controller enters the skip cycle mode. Given the time constant offered by $C_{5}$ together with the load made of $R_{19}$ and the TL431 bias, the voltage across $C_{5}$ cannot be maintained: its average value collapses and the TL431 bias disappears. In case the load is suddenly re-applied, the bias is automatically regenerated as the controller expands the duty-cycle and the response is not affected. With a 19 V output, this technique helps to save roughly 40 mW seen from the primary side. Please note that the authorization of using this patented bias suppression technique is only granted to customers using ON Semiconductor PWM controllers.


Figure 14. A Simple Peak Rectifier Generates a Voltage Across C5 Whose Amplitude Falls Down as the Controller Starts to Skip Cycle.

## The Transformer

The transformer we have used is made of a PQ26/25. The turns ratio was computed to offer a $15 \%$ safety margin on the MOSFET maximum voltage. Since we used a 600 V device, the turns ratio can be computed as described in Ref. [1]:

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{k}_{\mathrm{c}}\left(\mathrm{~V}_{\text {out }}+\mathrm{V}_{f}\right)}{\mathrm{BV}_{\mathrm{dss}} \mathrm{k}_{\mathrm{D}}-\mathrm{V}_{\mathrm{os}}-\mathrm{V}_{\text {bulk,max }}} \tag{eq.13}
\end{equation*}
$$

In this equation:
$\mathrm{k}_{\mathrm{c}}$ is the distance between the clamp voltage and the reflected voltage. For a $k_{c}$ of 1 , the clamp voltage equals the reflected voltage and the dissipation is infinite. If $\mathrm{k}_{\mathrm{c}}$ is too high, then you lose dynamics on the drain voltage and crop the safety margin. Reasonable values range from $30 \%$ to $60 \%$. For this design, we will set it to 1.5 .
$\mathrm{k}_{\mathrm{D}}$ represents the derating factor for the MOSFET. We usually set it $15 \%$, which, applied to a 600 V MOSFET limits the maximum allowable voltage to $600 \times 0.85=510 \mathrm{~V}$.
$\mathrm{V}_{\text {os }}$ expresses the natural overshoot brought by the clamp diode. It can be as high as 20 V and must be carefully accounted for in the turns ratio selection.
$\mathrm{V}_{\text {out }}$ and $\mathrm{V}_{\mathrm{f}}$ are respectively the output voltage and the secondary diode forward voltage.
$\mathrm{V}_{\text {bulk,max }}$ in a universal mains application can reach up 375 Vdc.

Applying the above values in Equation 13, we find the following turns ratio:

$$
\mathrm{N}=\frac{1.5 \times(19+0.6)}{600 \times 0.85-20-375}=0.255
$$

We will choose a turns ratio of $0.25, \mathrm{~N}_{\mathrm{P}}: \mathrm{N}_{\mathrm{S}}=1: 0.25$. Looking for a 13 V auxiliary $V_{C C}$, the turns ratio of the auxiliary winding is simply:

$$
\begin{equation*}
\mathrm{N}_{\mathrm{P}}: \mathrm{N}_{\mathrm{aux}}=\frac{13.6}{19} \frac{\mathrm{~N}_{\mathrm{P}}}{\mathrm{~N}_{\mathrm{S}}}=\frac{13.6}{19} \times 0.25 \approx 0.18 \tag{eq.15}
\end{equation*}
$$

Based on this turns ratio, the secondary diode is going to see the following Peak Inverse Voltage (PIV) at high line (265 Vrms):

$$
\begin{align*}
\text { PIV } & =\left(\frac{N_{S}}{N_{P}}\right) V_{\text {bulk, max }}+V_{\text {out }}  \tag{eq.16}\\
& =0.25 \times 375+19=112 \mathrm{~V}
\end{align*}
$$

Considering a $100 \%$-derating factor, we selected a 200 V diode. Given the dc output current of 3 A, a MBR20200 in TO-220 has been chosen.

The primary inductor has been selected to make the converter operate in CCM at low line and enter DCM at high line in moderate loading conditions. We calculated a primary inductor of $600 \mu \mathrm{H}$. The transformer construction details are available at the end of this application note.

## Efficiency Performance

The NCP1250 excels in terms of efficiency and standby power. We have made a series of tests on the proposed adapter, carried at both high and low lines. The results appear below. They include a 1.2 m long cable from the adapter to the load.

| Output Power | Efficiency $-V_{\text {in }}$ <br> $\mathbf{= 1 0 0}$ Vrms (\%) | Efficiency $-V_{\text {in }}$ <br> $\mathbf{= 2 3 0}$ Vrms (\%) |
| :---: | :---: | :---: |
| $15 \mathrm{~W}-25 \%$ | 89.11 | 87.91 |
| $30 \mathrm{~W}-50 \%$ | 88.95 | 88.76 |
| $45 \mathrm{~W}-75 \%$ | 88.54 | 89 |
| $60 \mathrm{~W}-100 \%$ | 87.47 | 89 |
| Average efficiency | 88.52 | 88.67 |

## NO-LOAD STANDBY POWER

| Output Power | Input Power - <br> $V_{\text {in }}=100$ Vrms <br> $(\mathrm{mW})$ | Input Power - <br> $V_{\text {in }}=\mathbf{2 3 0}$ Vrms <br> $(\mathbf{m W})$ |
| :---: | :---: | :---: |
| 0 | 40 | 87 |

LIGHT LOAD EFFICIENCY

| Output Power | Input Power - <br> $\boldsymbol{V}_{\text {in }}=\mathbf{1 0 0 ~ V r m s ~}$ <br> (W) | Input Power - <br> $\boldsymbol{V}_{\text {in }}=\mathbf{2 3 0}$ Vrms <br> (W) |
| :---: | :---: | :---: |
| 0.5 W | 0.68 | 0.74 |
| 0.7 W | 0.91 | 0.98 |



The performance is linked to the combined action of the frequency foldback and the skip cycle operation at constant peak current. Please note that the no-load standby power includes the $2 \mathrm{M} \Omega$ discharge resistors string placed across the X2 capacitor on the input filter. These numbers are excellent considering a low-voltage controller featuring a start-up network.

## Transient Response

The loop small-signal response has been measured and is the object of a dedicated application note. Please refer to Ref. [2] for more details. Loop stability is an important matter and must be seriously considered when working on high-volume projects. No trials and errors in the laboratory while observing the transient response, please! J However, once the loop has been thoroughly reviewed and analyzed, some transient tests can be performed to check that everything is ok. In our case, the output has been loaded by a current step from 0.1 A to 3.5 A with a slew-rate of $1 \mathrm{~A} / \mu \mathrm{s}$. Two input voltages have been considered, 100 Vrms and 230 Vrms. Such a wide loading step is a quite stringent test but as shown in Figure 15, the response at the board level stays within $1.6 \%$ of the nominal voltage of 19 V .


Figure 15. The Transient Response at Low Line and High Line Are Almost Identical and Do Not Show Signs of Instabilities

## Conclusion

This application note describes how an ac-dc converter meeting all new efficiency challenges can be built with the new NCP1250. Despite a small TSOP-6 package and a limited amount of pins, the performance of the final board nicely competes against other more complex circuits by offering a similar set of options plus some unique features such as the non-dissipative OPP circuit. This makes the part
the ideal candidate where space constraints, performance and cost sensitivity have to be combined.

## References

1. C. Basso, "Switch Mode Power Supplies: SPICE Simulations and Practical Designs", McGraw-Hill, 2008
2. AND8453, "Loop Control Design of an ac-dc Adapter Using the NCP1250", www.onsemi.com

## 1APPENDIX I - TRANSFORMER CONSTRUCTION DETAILS

Table 1. BILL OF MATERIAL

| Description \& Reference | Material |
| :---: | :---: |
| Bobbin PQ26/25 12 pins ref. TDK BPQ26/25-1112CP | FR phenol - Pin material: steel wire (solder plated) |
| Core PQ26/25 ref. MAGNETICS 0_42625UG $A_{L}=310 \mathrm{nH} / \mathrm{T}^{2}$ | Ferrite P material |
| Wire $\varnothing 0.50 \mathrm{~mm}$, MAGNESOL UN180, ESSEX | Enameled copper 2UEW, thermal class $180^{\circ} \mathrm{C}$ |
| Wire $\varnothing 0.30 \mathrm{~mm}$, MAGNESOL UN180, ESSEX | Enameled copper 2UEW, thermal class $180^{\circ} \mathrm{C}$ |
| Wire $\varnothing 0.50 \mathrm{~mm}$, triple-insulated wire RUPATEX B | Enameled copper +3 ETFE-insulated layers |
| Adhesive film thickness : 50 $\mu \mathrm{m}$ ref. VON ROLL 51587 | Polyester |
| Varnish ref. DOLPHS AC-46 | Polyurethane |

## Electrical Diagram



## Winding Characteristics

Table 2. WINDING INSTRUCTIONS

| Windings | Start | Finish | $\begin{gathered} \mathrm{N} \\ \text { (turns) } \end{gathered}$ | wire $\mathrm{n} \times$ Diam. | Total Section | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1/2 Prim | 1 | 3 | 22 | $1 \times 0.50 \mathrm{~mm}$ 2UEW, therm. cl. H | $0.1963 \mathrm{~mm}^{2}$ | Final insulation: 3 polyester layers, thick.: $50 \mu \mathrm{~m}$ |
| Sec | 7-8-9 | $\begin{gathered} 10-11- \\ 12 \end{gathered}$ | 11 | $\begin{gathered} 3 \times 0.50 \mathrm{~mm} \\ \text { TEX-E, therm. cl. B } \end{gathered}$ | $0.5890 \mathrm{~mm}^{2}$ | Trifilar winding. <br> 1 layer polyester thick.: $50 \mu \mathrm{~m}$ onto first winding layer. <br> Final insulation: 3 polyester layers, thick.: $50 \mu \mathrm{~m}$ |
| 1/2 Prim | 3 | 6 | 22 | $1 \times 0.50 \mathrm{~mm}$ 2UEW, therm. cl. H | $0.1963 \mathrm{~mm}^{2}$ | Final insulation: 2 polyester layers, thick.: $50 \mu \mathrm{~m}$ |
| Aux | 2 | 5 | 8 | $1 \times 0.30 \mathrm{~mm}$ 2UEW, therm. cl. H | $0.0707 \mathrm{~mm}^{2}$ | Final insulation: 2 polyester layers, thick.: $50 \mu \mathrm{~m}$ |

## Notes:

## Winding Assembly Diagram



## Assembly and Special Treatment

- Core is assembled with adhesive polyester film, thickness: $50 \mu \mathrm{~m}$, width: $10 \mathrm{~mm}, \mathrm{~A}_{\mathrm{L}}=310 \mathrm{nH} / \mathrm{T}^{2}$, center-leg gapped.
- Pin $n^{\circ} 3$ cut at welding level.
- Assembly "bobbin-core" is impregnated with polyester varnish.
- Ink jet mark on polyester film at the transformer top.


## Electrical Specifications

Table 3. ELECTRIC STRENGTH

| $\mathbf{5 0 ~ H z}, \mathbf{1}$ minute | Primary | Secondary | Aux | Core |
| :---: | :---: | :---: | :---: | :---: |
| Primary |  | 3000 Vac | 1500 Vac | 1500 Vac |
| Secondary | 3000 Vac |  | 3000 Vac | 1500 Vac |
| Aux | 1500 Vac | 3000 Vac |  | 1500 Vac |
| Core | 1500 Vac | 1500 Vac | 1500 Vac |  |

Table 4. INDUCTANCES AND RESISTANCES MEASUREMENTS

| Description | Measurement Conditions (RLC METER, WK 4230) | Value |
| :---: | :--- | :---: |
| INDUCTANCES |  |  |
| $\mathrm{L}_{\text {p_open }}$ | Pins 1-6, Sec and Aux open, series measurement, $1 \mathrm{~V} / 10 \mathrm{kHz}$ | $604 \mu \mathrm{H}$ |
| $\mathrm{L}_{\text {p_short }}$ | Pins 1-6, Sec and Aux shorted, series measurement, $1 \mathrm{~V} / 50 \mathrm{kHz}$ | $4.2 \mu \mathrm{H}$ |
| $\mathrm{L}_{\text {sec_open }}$ | Pins 7,8,9-10,11,12, Prim and Aux open, series measurement, $1 \mathrm{~V} / 10 \mathrm{kHz}$ | $38.1 \mu \mathrm{H}$ |
| $\mathrm{L}_{\text {sec_short }}$ | Pins 7,8,9-10,11,12, Prim and Aux shorted, series measurement, $1 \mathrm{~V} / 50 \mathrm{kHz}$ | $0.31 \mu \mathrm{H}$ |
| RESISTANCES |  |  |
| $\mathrm{R}_{\text {prim }}$ | dc resistance, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | $0.222 \Omega$ |
| $\mathrm{R}_{\text {sec }}$ | cc resistance, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | $19.3 \mathrm{~m} \Omega$ |
| $\mathrm{R}_{\text {aux }}$ | dc resistance, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | $0.135 \Omega$ |

Magnetizing inductance:

$$
\mathrm{L}_{\mathrm{m}}=\mathrm{k} \cdot \mathrm{~L}_{\mathrm{p} \text { _open }}=602 \mu \mathrm{H}
$$

Leakage inductance:

$$
L_{\text {leak }}=(1-k) L_{p_{-} \text {open }}=2.1 \mu H \text { with } k=\sqrt{1-\frac{L_{p \_ \text {short }}}{L_{p \_ \text {open }}}}
$$

## Typical Signals



Figure 16. Magnetizing Current
$\mathrm{T}_{\text {Core }}=70^{\circ} \mathrm{C}$


Figure 17. Zoom on the Magnetizing Current
$\mathrm{T}_{\text {Core }}=70^{\circ} \mathrm{C}$

The saturation occurs for a peak current of 3.7 A at a $70^{\circ} \mathrm{C}$ core temperature. As we have three paralleled $1 \Omega$ resistors $(0.33 \Omega)$, the maximum peak current authorized by the
controller is $0.8 / 0.33=2.42$ A leaving us a good safety margin.

## Assembled Transformer



Figure 18. Some Views of the Transformer Once Fully Assembled


Figure 19. The PQ26/25 Pot Core and the Associated Bobbin


Figure 20. Transformer Height Once Mounted on the PCB

This transformer has been designed and manufactured by the following French company:
CME transformateurs
01160 - St Martin du Mont - France
Tel.: +33 (0)4 74355511

Fax.: +33 (0)4 74355397
web: www.cmetransformateur.com e-mail: contact@cmetransformateur.com

AND8468/D

| Des-ignator | Qty | Description | Value | Tolerance | Footprint | Manufacturer | Manufacturer Part Number | Substitution Allowed | Pb- <br> Free | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { C1, } \\ & \text { C10 } \end{aligned}$ | 2 | Non existing |  |  |  |  |  |  |  |  |
| C2 | 1 | highvoltage capacitor | $10 \mathrm{nF} / 63$ |  | throughhole | Vishay | MKT1822310635 | Yes | Y |  |
| C3 | 1 | electrolytic capacitor | $\begin{gathered} 4.7 \mu \mathrm{~F} / \\ 35 \mathrm{~V} \end{gathered}$ |  | throughhole | Panasonic | ECA1VAD4R7X | Yes | Y |  |
| C4 | 1 | ceramic capacitor | $100 \mathrm{pF} /$ |  | throughhole | Panasonic | ECKA3A101KBP | Yes | Y |  |
| C5 | 1 | ceramic capacitor | 10 nF |  | SMD1206 | Multicomp | MC1206B103K500CT | Yes | Y |  |
| C5a, C5b | 2 | electrolytic capacitor | $\begin{gathered} 680 \mu \mathrm{~F} / \\ 35 \mathrm{~V} \end{gathered}$ |  | throughhole | Rubycon | 35ZL680M12.5X20 | Yes | Y |  |
| C6 | 1 | film capacitor | $0.1 \mu \mathrm{~F}$ |  | throughhole | Multicomp | MCRR50104X7RK0050 | Yes | Y |  |
| C7 | 1 | electrolytic capacitor | $\begin{gathered} 100 \mu \mathrm{~F} / \\ 25 \mathrm{~V} \end{gathered}$ |  | throughhole | Rubycon | 25ML100M8X9 | Yes | Y |  |
| C8 | 1 | ceramic capacitor | 1 nF |  | SMD1206 | Multicomp | MC1206B102K500CT | Yes | Y |  |
| C9 | 1 | ceramic capacitor | 330 pF |  | SMD1206 | Multicomp | MC1206B331K500CT | Yes | Y |  |
| C11 | 1 | X2 <br> capacitor | $470 \mathrm{nF} / 2$ | Vac | throughhole | Evox Rifa | PHE840MY6470MD14R06L2 | Yes | Y |  |
| C12 | 1 | highvoltage electrolytic capacitor | $100 \mu \mathrm{~F} /$ |  | throughhole | Panasonic | ECA2GM101 | Yes | Y |  |
| C13 | 1 | EMI Y1 capacitor | $2.2 \mathrm{nF} / 2$ |  | throughhole | CERAMITE | 440LD22 | Yes | Y |  |
| C15 | 1 | ceramic capacitor | 220 pF |  | SMD1206 | Multicomp | MC1206B221K500CT | Yes | Y |  |
| C17 | 1 | electrolytic capacitor | $\begin{gathered} 100 \mu \mathrm{~F} / \\ 35 \mathrm{~V} \end{gathered}$ |  | throughhole | Panasonic | ECA1VM101 | Yes | Y |  |
| D1 | 1 | Zener diode | $\begin{aligned} & 18 \mathrm{~V} / \\ & 0.5 \mathrm{~W} \end{aligned}$ |  | SOT23 | ON Semiconductor | BZX84C18LT3G | Yes | Y |  |
| $\begin{aligned} & \text { D3, } \\ & \text { D4, } \\ & \text { D7 } \end{aligned}$ | 2 | fast diode | 1N4937 |  | throughhole | ON Semiconductor | 1N4937G | Yes | Y |  |
| D5 | 1 | power diode | MBR20200 |  | TO220 | ON Semiconductor | MBR20200 | No | Y |  |
| D6 | 1 | signal diode | 1N4148 |  | throughhole | NXP | 1N4148 | Yes | Y |  |
| D10 | 1 | signal diode | 1N4148 |  | SOD123 | ON Semiconductor | MMSD4148T3G | Yes | Y |  |
| $\begin{aligned} & \text { HS1, } \\ & \text { HS2 } \end{aligned}$ | 2 | heat sink |  |  |  | SEIFERT | KL195/25.4SW | Yes | Y |  |
| IC2 | 1 | shunt regulator | TL431 |  | TO92 | ON Semiconductor | TL431CLOG | Yes | Y |  |
| IC4 | 1 | diode bridge | KBU4K |  | throughhole | Multicomp | KBU4K | Yes | Y |  |
| J1 |  | jumper | - |  | throughhole | Multicomp | JR-201S(PCB) | Yes | Y |  |
| J2 |  | jumper |  |  | throughhole | WEIDMULLER | PM5.08/2/90 | Yes | Y |  |
| L1 | 1 | common mode inductor | 2 * 10 mH | . 2 A | throughhole | Schaffner | RN114-1.2/02 | Yes | Y |  |
| L2 | 1 | inductor | $2.2 \mu \mathrm{H} / 6 \mathrm{~A}$ |  | throughhole | Wurth Elektronik | 744772022 | Yes | Y |  |
| M1 | 1 | $\begin{gathered} \text { high-volta } \\ \text { ge } \\ \text { MOSFET } \end{gathered}$ | $6 \mathrm{~A} / 600 \mathrm{~V}$ |  | TO220 | ON Semiconductor | NDF06N60ZG | No | Y |  |
| Q1 | 1 | PNP transistor | BC857 |  | SOT23 | ON Semiconductor | BC857ALT1G | Yes | Y |  |


| Des-ignator | Qty | Description | Value | Tolerance | Footprint | Manufacturer | Manufacturer Part Number | Substitution Allowed | PbFree | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R2 | 1 | mainsconnected resistor | $\begin{aligned} & 220 \mathrm{k} / \\ & 1 / 4 \mathrm{~W} \end{aligned}$ |  | throughhole | Multicomp | MF25220K | Yes | Y |  |
| $\begin{aligned} & \text { R3, } \\ & \text { R7 } \end{aligned}$ | 2 | mainsconnected resistor | $\begin{aligned} & 330 \mathrm{k} / \\ & 1 / 4 \mathrm{~W} \end{aligned}$ | 5\% | throughhole | Multicomp | MF25330K | Yes | Y |  |
| R5 | 1 | resistor | 1.6k | 5\% | SMD1206 | Vishay | CRCW12061K60FKEA | Yes | Y |  |
| R6a, R6b, R6c | 3 | power resistor | 1/1 W | 5\% | SMD2512 | Vishay | CRCW25121R00FKEA | Yes | Y |  |
| $\begin{aligned} & \text { R8, } \\ & \text { R23 } \end{aligned}$ | 1 | resistor | 1k / 1/4 W | 5\% | throughhole | Multicomp | MF251K | Yes | Y |  |
| R9 | 1 | resistor | 10k | 5\% | SMD1206 | Vishay | CRCW120610K0FKEA | Yes | Y |  |
| R10 | 1 | resistor | 39k | 5\% | SMD1206 | Vishay | CRCW120639K0FKEA | Yes | Y |  |
| $\begin{aligned} & \text { R11, } \\ & \text { R13 } \end{aligned}$ | 2 | power resistor | 47k / 3 W | 5\% | throughhole | Vishay | PR03000204702JAC00 | Yes | Y |  |
| R12 | 1 | resistor | 27k | 5\% | SMD1206 | Vishay | CRCW120627K0FKEA | Yes | Y |  |
| R14 | 1 | NTC thermal sensor | $\begin{gathered} 100 \mathrm{k} @ \\ 25^{\circ} \mathrm{C} \end{gathered}$ |  | throughhole | Vishay | NTCLE100E3104JB0 | No | Y | $\begin{aligned} & 5.8 \mathrm{k} @ \\ & 100^{\circ} \mathrm{C} \end{aligned}$ |
| $\begin{aligned} & \text { R15, } \\ & \text { R17, } \\ & \text { R20 } \end{aligned}$ | 3 | mainsconnected resistor | 680k | 5\% | SMD1206 | Vishay | CRCW1206680K00FKEA | Yes | Y |  |
| R16 | 1 | resistor | 22 | 5\% | SMD1206 | Vishay | CRCW120622R0FKEA | Yes | Y |  |
| R18 | 1 | resistor | 47k | 5\% | SMD1206 | Vishay | CRCW120647K0FKEA | Yes | Y |  |
| R19 | 1 | resistor | 1k | 5\% | SMD1206 | Vishay | CRCW12061K00FKEA | Yes | Y |  |
| R21 | 1 | power resistor | 22/1 W | 5\% | throughhole | Vishay | PR01000102209JR500 | Yes | Y |  |
| R22 | 1 | resistor | 536k | 5\% | SMD1206 | Vishay | CRCW1206536KFKEA | Yes | Y |  |
| R24 | 1 | resistor | 220 / 1/4 W | 5\% | throughhole | Multicomp | MF25220R | Yes | Y |  |
| TP1, <br> TP2, <br> TP3, <br> TP4 | 4 | plastic feet |  |  |  | RICHCO | TCBS-801 | Yes | Y |  |
| T1 | 1 | $\begin{aligned} & \text { PQ } 2 \varnothing \\ & \text { tra } \end{aligned}$ | flyback rmer |  | throughhole | CME France | 17359-00 | No | Y |  |
| U1 | 1 | optocoupler | SFH6156-2 |  |  | Vishay | SFH6156-2 | No | Y |  |
| U3 | 1 | 65 kHz controller | NCP1250B |  | TSOP6 | ON Semiconductor | NCP1250B | No | Y |  |


#### Abstract

ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. Al operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## IITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

